0 – July. 1. Qualification Package. AT89C51ED2. FLASH 8-bit C51 Microcontroller. 64 Kbytes FLASH, 2 Kbytes EEPROM. AT89C51RD2 / AT89C51ED2. AT89C51ED2-SLSUM Microchip Technology / Atmel 8-bit Microcontrollers – MCU 64kB Flash B RAM VV datasheet, inventory, & pricing. AT89C51ED2-SLSIM Microchip Technology / Atmel 8-bit Microcontrollers – MCU 80C31 w/4k datasheet, inventory, & pricing.

Author: Zoloshicage Akibar
Country: Burma
Language: English (Spanish)
Genre: Marketing
Published (Last): 19 October 2005
Pages: 341
PDF File Size: 20.76 Mb
ePub File Size: 10.64 Mb
ISBN: 911-1-42084-668-9
Downloads: 53596
Price: Free* [*Free Regsitration Required]
Uploader: Vunris

Set to enable KBF. Output pulse for latching the low byte of the address during an access to external datasheeet. Page 46 Figure Set to enable SPI interrupt. Security level 2 and 3 should only be programmed after Flash verification.

Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Note that one ALE pulse is skipped during each access to external data memory. Ordering Information Table An internal counter will count clock periods before the reset is de-asserted. To communicate with slave A only, the master must send an address where bit 0 is clear e.



This can be useful if external peripherals are mapped at addresses at89c51dd2 used by the internal XRAM.

This page, called “Extra Flash Memory”, is not in the internal Flash program memory addressing space. This signal must stay low for any message for a Slave. Page 34 Table Set to configure the SPI as a Master. Cleared to select 6 clock periods per peripheral clock cycle.

AT89C51ED2 Microcontroller Datasheet

This is achieved by applying an internal reset to them. Set by user for general purpose usage.

Pins are not guaranteed to sink current greater than the listed test conditions. VIH min changed from 0.


Or point us to the URL where the manual is located. Symbol Description Symbol Table It is obvious that only one Master SS high level can drive the network. Page 38 Table A warm start reset occurs while VCC is still applied to the device and could be generated for example by an exit from power-down.


The status of the Port pins during Power-Down mode is detailed in Table When the communication is initialized, the protocol depends on the record type requested by the host. Set to enable keyboard interrupt. Page 76 Table Datashee not be set or cleared by software.

Page 78 Table Set to select 12 clock periods per peripheral clock cycle. Set to enable all interrupts. Do not set this bit. These API are executed by the bootloader.